

Fig. 1

(RELATED ART)




Fig. 2




Fig. 3




Fig. 4





Fig. 5






Fig. 6




Fig. 7A




Fig. 7B

Anchor Address Segment

Write for Phase 1

0	1	2	3	4	5	6	7	8	9
S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
10	11	12	13	14	15	16	17	18	19
S10	S11	S12	S13	S14	S15	S16	S17	S18	S19
20	21	22	23	24	25	26	27	28	29
S20	S21	S22	S23	S24	S25	S26	S27	S28	S29
30	31	32	33	34	35	36	37	38	39
S30	S31	S32	S33	S34	S35	S36	S37	S38	S39
40	41	42	43	44	45	46	47	48	49
S40	S41	S42	S43	S44	S45	S46	S47	S48	S49
50	51	52	53	54	55	56	57	58	59
S50	S51	S52	S53	S54	S55	S56	S57	S58	S59
60	61	62	63	64	65	66	67	68	69
S60	S61	S62	S63	S64	S65	S66	S67	S68	S69
70	71	72	73	74	75	76	77	78	79
S70	S71	S72	S73	S74	S75	S76	S77	S78	S79

1 Block(8 x 8)

Fig. 7C

Anchor Address Segment	Read for Phase 1										Write for Phase 2																																																																					
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79
	S0	S8	S16	S24	S32	S40	S48	S56	S64	S72	S1	S9	S17	S25	S33	S41	S49	S57	S65	S73	S2	S10	S18	S26	S34	S42	S50	S58	S66	S74	S3	S11	S19	S27	S35	S43	S51	S59	S67	S75	S4	S12	S20	S28	S36	S44	S52	S60	S68	S76	S5	S13	S21	S29	S37	S45	S53	S61	S69	S77	S6	S14	S22	S30	S38	S46	S54	S62	S70	S78	S7	S15	S23	S31	S39	S47	S55	S63	S71	S79

Fig. 7D

Read for Phase 2										Write for Phase 3																																																																					
Anchor Address Segment																																																																															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79
	S64	S49	S34	S19	S4	S68	S53	S38	S23	S8	S72	S57	S42	S27	S12	S76	S61	S46	S31	S16	S1	S65	S50	S35	S20	S5	S69	S54	S39	S24	S9	S73	S58	S43	S28	S13	S62	S47	S32	S17	S2	S66	S51	S36	S21	S6	S70	S55	S40	S25	S10	S74	S59	S44	S29	S14	S78	S63	S48	S33	S18	S3	S67	S52	S37	S22	S7	S71	S56	S41	S26	S11	S75	S60	S45	S30	S15	S79	

Fig. 7E

Anchor Address Segment	Read for Phase 3										Write for Phase 4									
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
0	S0	S38	S36	S35	S73	S32	S70		S67	S26	10	S64	S61	S20	S58	S17	S55	S14	S52	S11
20	S49	S8	S46	S5	S43	S2	S40	S78	S37	S75	30	S34	S31	S69	S28	S66	S25	S63	S22	S60
40	S19	S57	S16	S54	S13	S51	S10	S48	S7	S45	50	S4	S1	S39	S77	S36	S74	S33	S71	S30
60	S68	S27	S65	S24	S62	S21	S59	S18	S56	S15	70	S53	S12	S50	S47	S6	S44	S3	S41	S79